

# **ORIGINAL ARTICLE**

# **New Full-Wave Rectifiers Based on the Plus-Type Second-Generation Current Conveyors**

Tolga Yucehan<sup>[1](#page-0-0)</sup> | Erkan Yuce<sup>[2](#page-0-1)</sup> | Shahram Minaei<sup>[3](#page-0-2)</sup> | Costas Psychalinos<sup>[4](#page-0-3)</sup> <sup>1</sup>

<span id="page-0-2"></span><span id="page-0-1"></span><span id="page-0-0"></span><sup>1</sup>Dazkiri Vocational School, Afyon Kocatepe University, Afyonkarahisar, Türkiye | <sup>2</sup>Electrical and Electronics Engineering Department, Pamukkale University, Denizli, Türkiye | <sup>3</sup>Electrical and Electronics Engineering Department, Dogus University, Istanbul, Türkiye | <sup>4</sup>Physics, Electronics Laboratory Department, University of Patras, Patras, Greece

**Correspondence:** Erkan Yuce [\(eyuce@pau.edu.tr\)](mailto:eyuce@pau.edu.tr)

**Received:** 28 April 2024 | **Revised:** 2 July 2024 | **Accepted:** 13 August 2024

**Keywords:** analog signal processing | full-wave rectifier | nonlinear circuits | second-generation current conveyors

#### **ABSTRACT**

Two new full-wave rectifiers (FWRs) based on two plus-type second-generation current conveyors are proposed in this paper. Also, the proposed FWR structures comprise two diodes and two grounded resistors without matching conditions. They are not affected from any bias voltage(s) and/or current(s); thus, they eliminate the need for extra circuitry. One of the proposed FWRs provides positive rectification, while the other offers negative rectification. Both proposed FWRs have high input impedance and gain. Simulation results are obtained through the SPICE program, and experimental results are provided.

#### **1 | Introduction**

Full-wave rectifiers (FWRs) are essential analog circuits widely utilized in many areas, for example, control, instrumentation, measurement, and so forth, as declared in [\[1–27\]](#page-12-0). Also, secondgeneration current conveyors (CCIIs) previously introduced in [\[28\]](#page-13-0) have been found wide application realms [\[29–35](#page-13-1)]. CCIIs as current-mode active devices possess some superiorities, for instance, wide bandwidth, good linearity, big dynamic range, and so forth [\[36–40](#page-13-2)] when compared to voltage-mode (VM) ones such as operational amplifiers (OAs).

The FWR circuits, made by using only diodes, have limitations for low-level signals because of the threshold voltages of the diodes. Therefore, some FWR circuits in the literature have been proposed for rectification within the threshold voltage levels of the diodes [\[1–27\]](#page-12-0). These FWRs with active elements employ resistors, diodes, BJTs, and MOS transistors.

The drawbacks of the VM FWRs in [\[1–27](#page-12-0)] are the following: (i) Several FWRs in [\[1, 3–8, 11\]](#page-12-0) do not have gain. (ii) The circuits in [\[5–13\]](#page-12-1) do not have high input impedances. (iii) The <span id="page-0-3"></span>configurations in [[9, 10, 20](#page-12-2)] consist of more than two active devices. (iv) The FWRs in  $[6, 9-11, 16-19]$  employ different types of active devices. (v) Resistors of some FWRs in [\[1, 7–12, 15](#page-12-0)] require matching conditions. (vi) Floating resistors are used in  $[7-15]$ . (vii) Bias current(s)/voltage(s) are required in [\[2–6, 16, 19, 20, 23–27\]](#page-12-5). (viii) The circuits of [\[9–11\]](#page-12-2) employ OAs; therefore, they suffer from slew-rate limitations. (ix) The circuit of [\[14\]](#page-12-6) requires floating input voltage; thus, extra circuitry is needed. (x) The FWRs in [[1–3, 6, 9, 10, 12,](#page-12-0)  [16–22\]](#page-12-0) can be constructed with more than two commercially active devices. (xi) The FWRs in [\[9–12, 15\]](#page-12-2) use more than two resistors. (xii) The circuits of [\[22, 26](#page-13-3)] include more than two diodes. The features of the FWRs of [\[1–27](#page-12-0)] in the literature and the proposed plus-type CCII (CCII+)-based ones are given in Table [1.](#page-1-0) Also, other properties, such as linearity range, power dissipation, frequency range, and so forth, of the FWRs and the proposed ones are shown in Table [2](#page-3-0).

In this paper, two FWRs are proposed. These FWRs are based on two CCII+s. One of the proposed FWRs provides positive rectification, while the other offers negative rectification. Both proposed FWR topologies use two resistors without resistor

© 2024 John Wiley & Sons Ltd.

<span id="page-1-0"></span>





<span id="page-2-3"></span><span id="page-2-2"></span><span id="page-2-1"></span><span id="page-2-0"></span>dFor negative FWR.

matching conditions and two diodes. Also, the proposed FWRs have high input impedances. The gains of the proposed circuits are adjusted with the grounded resistors; therefore, the proposed circuit does not need extra amplifiers. The MMBD101LT1G di odes produced by ON semiconductor are utilized in both pro posed FWRs [\[41](#page-13-9)]. Numerous simulations are made by using the SPICE program. AD844s [\[42](#page-13-10)] are used in the experiments for the proposed FWRs.

The rest of this manuscript is organized as follows: After the proposed FWRs are treated in Section [2](#page-2-4), parasitic and non-ideal gain effects are searched in Section [3.](#page-2-5) Numerous simulations and several experiments are given in Sections [4](#page-6-0) and [5](#page-10-0), respec tively. This paper is concluded in Section [6](#page-12-17) .

# <span id="page-2-4"></span>**2 | Proposed Circuits**

The voltage–current relationships of the terminals of the CCII+ presented in Figure [1](#page-4-0) are

$$
\begin{bmatrix} I_Y \\ V_X \\ I_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \end{bmatrix}
$$
 (1)

Considering the proposed FWR circuits in Figures [2](#page-4-1) and [3](#page-4-2), if  $V_{in} > 0$ ,  $D_2$  diode is turned on, and  $D_1$  is cut-off. If  $V_{in} < 0$ ,  $D_1$  diode is turned on, and  $D_2$  is cut-off. Output voltages for the FWRs in Figures [2](#page-4-1) and [3](#page-4-2) are, respectively, obtained by

$$
V_{out} = \frac{R_2}{R_1} |V_{in}|
$$
\n(2a)

$$
V_{out} = -\frac{R_2}{R_1} |V_{in}|
$$
 (2b)

## <span id="page-2-5"></span>**3 | Parasitic and Non-Ideal Gain Effects**

As an example, the parasitic impedance and non-ideal gain effects are investigated for only positive FWR. In other words, parasitic impedance analyses are examined to see their im pacts on the performance of the CCII+ based positive FWR. The CCII+ with parasitics and the proposed positive FWR with parasitics are shown in Figures [4](#page-4-3) and [5](#page-4-4), respectively. The CCII+ with parasitic elements and non-ideal gains are expressed as

<span id="page-2-6"></span>
$$
\begin{bmatrix} I_Y \\ V_X \\ I_Z \end{bmatrix} = \begin{bmatrix} sC_Y & 0 & 0 \\ \beta & R_X & 0 \\ 0 & \alpha & sC_Z + 1/R_Z \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_Z \end{bmatrix}
$$
 (3)

where the values of  $R_X$ ,  $C_Y$  and  $C_Z$  are ideally zero, while *R*<sub>*Z*</sub> is ideally infinity. In addition,  $β$  and  $α$  are ideally equal to unity, which are non-ideal voltage and current gains, respectively.

<span id="page-3-0"></span>

*Note:* —: not given.

<span id="page-3-2"></span>aExtra BJTs are utilized.

<span id="page-3-1"></span>**bAdditional MOS transistors are used.** 

<span id="page-3-3"></span>c For positive FWR.

<span id="page-3-4"></span>dFor negative FWR.

If parasitics and non-ideal DC gains of the CCII+s are considered, both diodes are assumed to be ideal. For  $V_{in} > 0$ ,  $D_2$ diode is turned on, and  $D_1$  is cut-off. As a result,  $V_{X1} = \beta_1 \cdot V_{in}$ ,  $I_{X1} = -V_{X1}/(R_1 + R_{X1}),$   $I_{Z1} = \alpha_1 \cdot I_{X1},$   $I_{X2} = I_{Z2} = 0,$  and *V*<sub>out</sub> = −*I*<sub>Z1</sub><sup>·</sup>(*R*<sub>2</sub>//*R*<sub>Z1</sub>//*R*<sub>Z2</sub>//(1/*sC<sub>Z1</sub>*)//(1/*sC<sub>Z2</sub>)*). Similarly, if parasitics and non-ideal DC gains of the CCII+s are considered, both diodes are assumed to be ideal. For  $V_{in}$  < 0,  $D_1$  diode is turned on, and  $D_2$  is cut-off. Thus,  $V_{X1} = \beta_1 \cdot V_{in}$ ,  $I_{X1} = -V_{X1}/(R_1 + R_{X1})$ ,

 $I_{Z1} = \alpha_1 \cdot I_{X1}, \ I_{Z1} = I_a - I_{X2}, \ -V_{Z1} = I_a \cdot (R_{Z1} / (1/sC_{Z1})), \ V_{X2} = V_{Y2} = 0,$  $V_{Z1} = I_{X2} \cdot R_{X2}, \qquad I_{Z2} = \alpha_2 \cdot I_{X2}, \qquad V_{out} = -I_{Z2} \cdot (R_2 / / R_{Z2} / / (1 / sC_{Z2})).$ Therefore, the output voltages of the proposed positive FWR for  $V_{in}$   $>$  0 and  $V_{in}$   $<$  0 are, respectively, obtained as

<span id="page-3-5"></span>
$$
V_{out} = \frac{\alpha_1 \beta_1 \left(R_2 \| R_{Z1} \| R_{Z2} \| \left(\frac{1}{s(C_{Z1} + C_{Z2})}\right)\right)}{(R_1 + R_{X1})} V_{in} \qquad (4a)
$$



<span id="page-4-0"></span>**FIGURE 1** | Representation of the CCII+.



<span id="page-4-1"></span>**FIGURE 2** | The proposed positive FWR, based on the CCII+s.



<span id="page-4-2"></span>**FIGURE 3** | The proposed negative FWR, based on the CCII+s.



**FIGURE 4** | The CCII+ with parasitics.

<span id="page-4-5"></span>
$$
V_{out} = -\frac{\alpha_1 \alpha_2 \beta_1 \left(R_{Z1} \parallel \frac{1}{sC_{Z1}}\right) \left(R_2 \parallel R_{Z2} \parallel \frac{1}{sC_{Z2}}\right)}{(R_1 + R_{X1}) \left(\left(R_{Z1} \parallel \frac{1}{sC_{Z1}}\right) + R_{X2}\right)} V_{in}
$$
 (4b)

<span id="page-4-6"></span>From [\(4a](#page-3-5)) and [\(4b\)](#page-4-5), it can be observed that the effects of the parasitic impedances can be neglected if  $R_1>>R_X$ ,  $R_{Z1}\rightarrow\infty$ ,  $R_{Z2} \rightarrow \infty$ ,  $C_{Z1} \rightarrow 0$ , and  $C_{Z2} \rightarrow 0$ . It is seen from [\(4a](#page-3-5)) and [\(4b\)](#page-4-5) that the following constraints occur [[43, 44\]](#page-13-15):

<span id="page-4-7"></span>
$$
2\pi f(C_{Z1} + C_{Z2}) < \frac{1}{R_{Z1} \| R_{Z2} \| R_2} \tag{5a}
$$

$$
2\pi f C_{Z2} < \frac{1}{R_{Z2} \| R_2} \tag{5b}
$$

$$
2\pi f C_{Z1} < \frac{1}{R_{Z1} \parallel R_{X2}}\tag{5c}
$$

<span id="page-4-8"></span>From [\(5a](#page-4-6)), [\(5b](#page-4-7)), and [\(5c\)](#page-4-8), the following frequency ranges are, respectively, obtained [\[45\]](#page-13-16):

$$
f \le \frac{0.1}{2\pi} \frac{1}{\left(C_{Z1} + C_{Z2}\right)\left(R_{Z1} \| R_{Z2} \| R_2\right)}\tag{6a}
$$

$$
f \le \frac{0.1}{2\pi} \frac{1}{C_{Z2}(R_{Z2} \| R_2)}\tag{6b}
$$

$$
f \le \frac{0.1}{2\pi} \frac{1}{C_{Z1}(R_{Z1} \| R_{X2})}
$$
(6c)

Using a single pole model, frequency-dependent non-ideal gains of the CCII+ in the matrix [\(3\)](#page-2-6) can be given below.

$$
\alpha(\omega) = \frac{\alpha_o}{1 + \frac{j\omega}{\omega_a}}\tag{7a}
$$

<span id="page-4-3"></span>

<span id="page-4-4"></span>**FIGURE 5** | The proposed positive FWR with parasitics.

$$
\beta(\omega) = \frac{\beta_o}{1 + \frac{j\omega}{\omega_\beta}}
$$
\n(7b)

Here,  $\beta_0$  and  $\alpha_0$  are non-ideal DC gains, while  $\omega_\beta$  and  $\omega_\gamma$  are angular pole frequencies. If only these non-ideal gains are considered, the output voltage of the positive FWR in [\(4a](#page-3-5)) and [\(4b\)](#page-4-5), respectively, becomes as

$$
V_{out} = \frac{R_2}{R_1} \frac{\alpha_{o1}}{1 + \frac{j\omega}{\omega_{a1}}} \frac{\beta_{o1}}{1 + \frac{j\omega}{\omega_{p1}}} V_{in}
$$
 (8a)

$$
V_{out} = -\frac{R_2}{R_1} \frac{\alpha_{o1}}{1 + \frac{j\omega}{\omega_{o1}}} \frac{\alpha_{o2}}{1 + \frac{j\omega}{\omega_{o2}}} \frac{\beta_{o1}}{1 + \frac{j\omega}{\omega_{\beta1}}} V_{in}
$$
 (8b)

From (8), the resulting constraints are

$$
\omega < \langle \omega_{\alpha 1} \rangle \tag{9a}
$$

$$
\omega < \langle \omega_{\alpha 2} \rangle \tag{9b}
$$

$$
\omega < \langle \omega_{\beta 1} \rangle \tag{9c}
$$

The DC value transfer  $(p_{DC})$  and RMS error  $(p_{RMS})$ , which are the important performance parameters of the FWRs, are utilized to show the accuracy of the FWRs. The value of the  $p_{DC}$  is ideally one, while the value of the  $p_{\rm\scriptscriptstyle RMS}$  is zero. The equations of the  $p_{DC}$  and  $p_{RMS}$  are, respectively, given as [\[3\]](#page-12-7).

$$
p_{\rm DC} = \frac{\int_T V_{oa}(t)dt}{\int_T V_{oi}(t)dt}
$$
 (10a)

$$
p_{\rm RMS} = \sqrt{\frac{\int_T \left[ V_{oa}(t) - V_{oi}(t) \right]^2 dt}{\int_T V_{oi}^2(t) dt}}
$$
(10b)

Here,  $V_{oa}(t)$  and  $V_{oi}(t)$  express the real and ideal output values of the FWR, respectively.

<span id="page-5-1"></span>





<span id="page-5-0"></span>**FIGURE 6** | The internal structure of the CCII+ derived from [\[46\]](#page-13-17).



<span id="page-6-2"></span>**FIGURE 7** | DC analyses of the proposed FWRs based on the CCII+s.

<span id="page-6-1"></span>**TABLE 4** | Some performance parameters of the CCII+ in Figure [6.](#page-5-0)

Parasitic impedances of the CCII+	
$R_{\rm v} \cong 4.16 \,\Omega$	$R_{Z+} \cong 1.62$ M $\Omega$
$C_v \cong 98.54$ fF	$C_{Z+} \cong 189.8$ fF
Non-ideal gains of the CCII+	
$\beta$ <sub>2</sub> = 0.9869	$\alpha_{0} = 1.0003$

## <span id="page-6-0"></span>**4 | Simulations**

The CCII+ used in the proposed FWRs of Figures [2](#page-4-1) and [3](#page-4-2) are shown in Figure [6,](#page-5-0) which is derived from [\[46\]](#page-13-17). The parasitic impedances of Figure [6,](#page-5-0)  $R_X$  and  $R_{Z+}$ , are calculated in Equation (11). This CCII+ has self-biasing property. Aspect ratios of all the MOS transistors of the CCII+ in Figure [6](#page-5-0) are taken as in Table [3.](#page-5-1) In the proposed FWRs, 0.18μm TSMC CMOS technology pa-rameters [\[47](#page-13-18)] are utilized. The supply voltages  $V_{DD}$  and  $V_{SS}$  of the CCII+ are taken as  $\pm 1.65$  V. The parasitics and non-ideal gains values of the CCII+ of Figure [6](#page-5-0) are given in Table [4](#page-6-1). All the simulation results are obtained through the OrCAD PSpice program.

$$
R_{\rm X} \cong (g_{m9}g_{m13}(r_{O8}||r_{O13}))^{-1} || (g_{m12}g_{m14}(r_{O12}||r_{O16}))^{-1}
$$
 (11a)



**FIGURE 8** | DC analyses of the proposed FWRs based on the CCII+s for different gains.

<span id="page-6-3"></span>
$$
R_{Z+} \cong (r_{O3}r_{O6}g_{m6}) \parallel (r_{O19}r_{O22}g_{m19}) \tag{11b}
$$

In Figure [7,](#page-6-2) DC analyses are exhibited for the proposed FWRs in which the passive elements are taken as  $R_1 = R_2 = 2.2$  kΩ. Thus, the



<span id="page-7-0"></span>**FIGURE 9** | Transient analyses of the FWRs based on the CCII+s at 100kHz.



<span id="page-7-1"></span>**FIGURE 10** | Transient analyses of the FWRs based on the CCII+s at 1MHz.

gain is computed as unity, as an example. The simulated and ideal outputs given in Figure [7](#page-6-2) are obtained, where the input voltage values are varied from −0.6 to 0.6V. Furthermore, zero crossing areas of the proposed FWRs can be seen in Figure [7,](#page-6-2) which shows the proposed FWRs can work with very small input voltages. If  $R_1$  = [2](#page-4-1).2k $\Omega$  and  $R_2$  of the proposed FWRs in Figures 2 and [3](#page-4-2) are, respectively, selected as 1kΩ, 2.2kΩ, and 3.3kΩ, the outputs are obtained as seen in Figure [8.](#page-6-3) For both the proposed FWRs, transient analyses are respectively given in Figures [9](#page-7-0) and [10,](#page-7-1) where a sinusoidal input voltage with 400-mV peak is applied, and  $R_1 = R_2 = 2.2 \text{ k}\Omega$  is taken. In Figures [9](#page-7-0) and [10,](#page-7-1) the selected frequencies are, respectively, 100kHz and 1MHz. The power consumption of each of the FWRs is computed as 6.38mW.



<span id="page-7-2"></span>**FIGURE 11** | MC analysis for the FWRs based on the CCII+s.



<span id="page-7-3"></span>**FIGURE 12** | MC analysis for the FWRs based on the CCII+s results in time domain.

As shown in Figures [9](#page-7-0) and [10](#page-7-1), if the gain is chosen as unity, the proposed FWRs appropriately operate up to about 400mV. As demonstrated in Figure [9](#page-7-0), the proposed FWR in Figure [2](#page-4-1) deviates from the ideal response approximately 9.2mV in the positive cycle and about 8.3mV in the negative cycle, while the proposed FWR in Figure [3](#page-4-2) deviates from the ideal response approximately 8.8mV in the positive cycle and about 8.7mV in the negative cycle. As demonstrated in Figure [10,](#page-7-1) the proposed FWR in Figure [2](#page-4-1) deviates from the ideal response about 12.1mV in the positive cycle and about 10.9mV in the negative cycle, while



**FIGURE 13** | MC analysis histogram results of the FWRs for peak value of the output voltages.

<span id="page-8-0"></span>

<span id="page-8-1"></span>



**FIGURE 15** | DC temperature analysis results of the proposed FWRs based on the CCII+s.

the proposed FWR in Figure [3](#page-4-2) deviates from the ideal response approximately 11.8mV in the positive cycle and about 11.2mV in the negative cycle. One observes from Figures [9](#page-7-0) and [10](#page-7-1) that the CCII+ based FWRs operate properly up to about 1MHz. In Figure [11,](#page-7-2) DC Monte Carlo (MC) analyses are given for the proposed FWRs based on the CCII+s in which the resistors are taken as  $R_1 = R_2 = 2.2$  kΩ, and the uniform deviations for all the resistors are selected as 3%. Further, MC analyses in the time domain are shown in Figure [12,](#page-7-3) where a sinusoidal input voltage with 400mV peak is applied at 100kHz. The histogram results for the peak value and the frequency of the output voltages of the FWRs are respectively demonstrated in Figures [13](#page-8-0) and [14.](#page-8-1) The mean peak value of the positive FWR in Figure [14](#page-8-1) is calculated as 0.40636V via the PSpice program, while the mean peak value of the negative FWR is found to be −0.406029V. The mean frequencies of the positive and negative FWRs in Figure [15](#page-9-0) are obtained as 199.939kHz and 200.159kHz, respectively. The temperature analysis results are shown in Figure [15](#page-9-0), in which the temperature is varied from  $-30^{\circ}$ C to 120°C. Also,  $p_{DC}$  and  $p_{RMS}$  versus frequency are shown in Figure [16](#page-9-1), where the input voltage is selected as 800mV peak-to-peak for the CCII+ based

<span id="page-9-0"></span>

<span id="page-9-1"></span>**FIGURE 16** |  $p_{DC}$  and  $p_{RMS}$  against frequency.



FWRs. According to [\[10, 18](#page-12-10)], the total harmonic distortion (THD) variations of the proposed FWRs are investigated. THD against the frequency results of the rectified voltages are indicated in Figure [17,](#page-10-1) in which the magnitude of the input voltage is selected as 0.4V. The noise calculation of the CCII was given in [\[48\]](#page-13-19) before. Also, the output noises of the rectifiers are shown in Figure [18.](#page-10-2)

### <span id="page-10-0"></span>**5 | Experimental Results**

The experimental tests for both proposed FWRs based on the CCII+s are performed by using two AD844s. In other words, the CCII+ can be obtained commercially by using one AD844. The **FIGURE 17** | THD results of the FWRs against frequency. experimental setup for the positive FWR is depicted in Figure [19.](#page-10-3)

<span id="page-10-1"></span>

**FIGURE 18** | Output noises of the FWRs against frequency.

<span id="page-10-2"></span>

<span id="page-10-3"></span>**FIGURE 19** | Experimental setup for the proposed positive FWR.



**FIGURE 20** | Experimental result for the proposed positive FWR.

<span id="page-11-0"></span>

<span id="page-11-1"></span>**FIGURE 21** | Experimental result for the proposed negative FWR.

The supply voltages of the AD844s in the experiments are taken as ±12V. The applied sinusoidal input voltage signals for both FWRs in Figures [2](#page-4-1) and [3](#page-4-2) are selected as 500mV peak-to-peak at 100kHz. The passive elements for both FWRs of Figures [2](#page-4-1) and [3](#page-4-2) are taken as  $2.2$  kΩ; thus, the gain is obtained as unity. The results for both FWRs of Figures [2](#page-4-1) and [3](#page-4-2) are respectively shown in Figures [20](#page-11-0) and [21.](#page-11-1) Also, experiments of the DC analyses of the proposed FWRs are achieved, where DC input voltages from −10 to 10V are applied. The results of DC analyses are shown in Figure [22.](#page-12-18) In addition, phase and gain errors are investigated in the experiment tests, where the amplitude of the sinusoidal input voltage is selected as 250mV, and the frequencies of the input voltage are chosen from 1kHz to 1MHz. In Figure [23](#page-12-19), the phase and gain error results are shown.

1097.00 докаброва и под стандарта должные под стандарта при под стандарта и при современных под стандарта и под стандарта современно под стандарта современно 





<span id="page-12-18"></span>**FIGURE 22** | Experimental results of the DC analyses for the proposed FWRs.



<span id="page-12-19"></span>**FIGURE 23** | Phase and gain error results of the proposed FWRs.

## <span id="page-12-17"></span>**6 | Conclusion**

The proposed FWRs based on the CCII+s have all the 10 features below. High input impedance, usage of two active elements, construction with two AD844s, no passive element matching condition, no use of floating passive elements, having gains, no need of any bias current(s)/voltage(s), not having different types of active devices, no need to use floating input voltage, no use OA. However, they need voltage followers for low output impedances. Additionally, they cannot provide positive and negative rectifications simultaneously. Several simulations using the SPICE program and some experiments prove the theory well. Nonetheless, the difference can be attributed to the non-idealities of the CCII+s, diodes, and AD844s.

#### **Acknowledgments**

The circuits of this manuscript were previously published in [\[49](#page-13-20)] as the PhD thesis.

#### **Data Availability Statement**

Data sharing is not applicable to this article as no datasets were generated or analyzed during the current study.

#### **References**

<span id="page-12-0"></span>1. M. A. Ibrahim, E. Yuce, and S. Minaei, "A New DVCC-Based Fully Cascadable Voltage-Mode Full-Wave Rectifier," *Journal of Computational Electronics* 15, no. 4 (2016): 1440–1449.

<span id="page-12-5"></span>2. S. Minaei and E. Yuce, "A New Full-Wave Rectifier Circuit Employing Single Dual-X Current Conveyor," *International Journal of Electronics* 95, no. 8 (2008): 777–784.

<span id="page-12-7"></span>3. M. Kumngern, "Precision Full-Wave Rectifier Using Two DDCCs," *Circuits and Syst* 2, no. 3 (2011): 127–132.

<span id="page-12-8"></span>4. E. Yuce, S. Minaei, and M. A. Ibrahim, "A Novel Full-Wave Rectifier/ Sinusoidal Frequency Doubler Topology Based on CFOAs," *Analog Integrated Circuits and Signal Processing* 93, no. 2 (2017): 351–362.

<span id="page-12-1"></span>5. E. Yuce, S. Minaei, and O. Cicekoglu, "Full-Wave Rectifier Realization Using Only Two CCII+s and NMOS Transistors," *International Journal of Electronics* 93, no. 8 (2006): 533–541.

<span id="page-12-3"></span>6. E. Yuce, S. Minaei, and S. Tokat, "Root-Mean-Square Measurement of Distinct Voltage Signals," *IEEE Transactions on Instrumentation and Measurement* 56, no. 6 (2007): 2782–2787.

<span id="page-12-4"></span>7. M. Yildiz, S. Minaei, and E. Yuce, "A High-Performance Full-Wave Rectifier Using a Single CCII-, Two Diodes, and Two Resistors," *Scientia Iranica* 24, no. 6 (2017): 3280–3286.

<span id="page-12-9"></span>8. A. Kumar, B. Chaturvedi, J. Mohan, and S. Maheshwari, "Single Chip Realizable High Performance Full-Wave Rectifier," *International Journal of Electronics* 109, no. 10 (2022): 1661–1679.

<span id="page-12-2"></span>9. S. J. G. Gift, "A High-Performance Full-Wave Rectifier Circuit," *International Journal of Electronics* 87, no. 8 (2000): 925–930.

<span id="page-12-10"></span>10. P. P. Sahu, M. Singh, and A. Baishya, "A Novel Versatile Precision Full-Wave Rectifier," *IEEE Transactions on Instrumentation and Measurement* 59, no. 10 (2010): 2742–2746.

<span id="page-12-11"></span>11. S. J. Gift and B. Maundy, "Versatile Precision Full-Wave Rectifiers for Instrumentation and Measurements," *IEEE Transactions on Instrumentation and Measurement* 56, no. 5 (2007): 1703–1710.

<span id="page-12-12"></span>12. F. Kacar and M. E. Basak, "A New Mixed Mode Full-Wave Rectifier Realization With Current Differencing Transconductance Amplifier," *Journal of Circuits, Systems and Computers* 23, no. 7 (2014): 1450101.

<span id="page-12-13"></span>13. L. Safari, G. Barile, V. Stornelli, and G. Ferri, "A New Versatile Full Wave Rectifier Using Voltage Conveyors," *AEU-International Journal of Electronics and Communications* 122 (2020): 153267.

<span id="page-12-6"></span>14. A. Monpapassorn, "A New Current Conveyor Full-Wave Rectifier for Low Frequency/Small Signal Medical Applications," *Circuits Syst.* 09, no. 03 (2018): 58–65.

<span id="page-12-14"></span>15. A. Monpapassorn, "Low Output Impedance Dual CCII Full-Wave Rectifier," *International Journal of Electronics* 100, no. 5 (2013): 648–654.

<span id="page-12-15"></span>16. J. Koton, N. Herencsar, and K. Vrba, "Current and Voltage Conveyors in Current- and Voltage-Mode Precision Full-Wave Rectifiers," *Radioengineering* 20, no. 1 (2011): 19–24.

<span id="page-12-16"></span>17. J. Koton, N. Herencsar, and K. Vrba, "Minimal Configuration Precision Full-Wave Rectifier Using Current and Voltage Conveyors," *IEICE Electronics Express* 7, no. 12 (2010): 844–849.

<span id="page-13-4"></span>18. J. Koton, K. Vrba, and N. Herencsar, "Voltage-Mode Full-Wave Rectifier Based on DXCCII," *Analog Integrated Circuits and Signal Processing* 81, no. 1 (2014): 99–107.

<span id="page-13-5"></span>19. P. B. Petrović, M. Vesković, and S. Dukić, "Voltage Mode Electronically Tunable Full-Wave Rectifier," *Journal of Electrical Engineering* 68, no. 1 (2017): 61–67.

<span id="page-13-6"></span>20. C. Jongkunstidchai, C. Fongsamut, K. Kumwachara, and W. Surakampontorn, "Full-Wave Rectifiers Based on Operational Transconductance Amplifiers," *AEU-International Journal of Electronics and Communications* 61, no. 3 (2007): 195–201.

<span id="page-13-7"></span>21. P. B. Petrović, "Current/Voltage Mode Full-Wave Rectifier Based on a Single CCCII," *International Journal of Circuit Theory and Applications* 48, no. 7 (2020): 1140–1153.

<span id="page-13-3"></span>22. T. Yucehan, E. Yuce, and S. Minaei, "A Single CCII-Based High-Precision Voltage-Mode Full-Wave Rectifier Suitable for Low-Level Signals," *International Journal of Circuit Theory and Applications* 51, no. 11 (2023): 5085–5102.

<span id="page-13-8"></span>23. A. Monpapassorn, K. Dejhan, and F. Cheevasuvit, "A Full-Wave Rectifier Using a Current Conveyor and Current Mirrors," *International Journal of Electronics* 88, no. 7 (2001): 751–758.

<span id="page-13-11"></span>24. S. Maitreechit and A. Monpapassorn, "A Full-Wave Rectifier Using a Current Conveyor and Current Mirrors With Improved Efficiency," *Science & Technology Asia* 10, no. 2 (2005): 21–27.

<span id="page-13-12"></span>25. S. Djukić, M. Vesković, and A. Vulović, "An Improved Precision Full-Wave Rectifier for Low-Level Signal," in *2010 9th International Symposium on Electronics and Telecommunications*, (2010), 33–38.

<span id="page-13-13"></span>26. M. Kumngern and K. Dejhan, "High Frequency and High Precision CMOS Full-Wave Rectifier," *International Journal of Electronics* 93, no. 3 (2006): 185–199.

<span id="page-13-14"></span>27. P. B. Petrović, "New Full-Wave Rectifier Based on Modified Voltage Differencing Transconductance Amplifier," *IET Circuits, Devices and Systems* 16, no. 4 (2022): 322–336.

<span id="page-13-0"></span>28. A. Sedra and K. C. Smith, "A Second-Generation Current Conveyor and Its Applications," *IEEE Transactions on Circuit Theory* 17, no. 1 (1970): 132–134.

<span id="page-13-1"></span>29. A. Srinivasulu, "A Novel Current Conveyor-Based Schmitt Trigger and Its Application as a Relaxation Oscillator," *International Journal of Circuit Theory and Applications* 39, no. 6 (2011): 679–686.

30. M. O. Korkmaz, Y. Babacan, and A. Yesil, "A New CCII Based Meminductor Emulator Circuit and Its Experimental Results," *AEU-International Journal of Electronics and Communications* 158 (2023): 154450.

31. A. De Marcellis, G. Ferri, and P. Mantenuto, "A CCII-Based Non-Inverting Schmitt Trigger and Its Application as Astable Multivibrator for Capacitive Sensor Interfacing," *International Journal of Circuit Theory and Applications* 45, no. 8 (2017): 1060–1076.

32. T. Yucehan and E. Yuce, "CCII-Based Simulated Floating Inductor and Floating Capacitance Multiplier," *Analog Integrated Circuits and Signal Processing* 112, no. 3 (2022): 417–432.

33. R. A. Saad and A. M. Soliman, "On the Systematic Synthesis of CCII-Based Floating Simulators," *International Journal of Circuit Theory and Applications* 38, no. 9 (2010): 935–967.

34. E. Yuce and S. Minaei, "Realization of Arbitrary Current Transfer Functions Based on Commercially Available CCII+s," *International Journal of Circuit Theory and Applications* 42, no. 7 (2014): 659–670.

35. R. Daryani and B. Aggarwal, "Nature Inspired Algorithm Based Design of Near Ideal Fractional Order Low Pass Chebyshev Filters and Their Realization Using OTAs and CCII," *Integration* 97 (2024): 102185.

<span id="page-13-2"></span>36. R. Senani, D. R. Bhaskar, and A. K. Singh, *Current Conveyors: Variants, Applications and Hardware Implementations* (Switzerland: Springer, 2014).

37. G. Ferri and N. C. Guerrini, *Low Voltage, Low Power CMOS Current Conveyors* (Dordrecht: Springer, 2003).

38. B. Wilson, "Tutorial Review Trends in Current Conveyor and Current-Mode Amplifier Design," *International Journal of Electronics* 73, no. 3 (1992): 573–583.

39. C. Toumazou, F. J. Lidgey, and D. G. Haigh, *Analog IC Design: The Current-Mode Approach* (London: Peter Peregrinus, 1993), ISBN: 978-0863412974.

40. B. Wilson, "Recent Developments in Current Conveyors and Current-Mode Circuits," *IEE Proceedings G (Circuits, Devices and Systems)* 137, no. 2 (1990): 63–77.

<span id="page-13-9"></span>41. "On Semiconductor, MBD101G, MMBD101LT1G Schottky Barrier Diodes Datasheet," accessed April 2024, [https://www.onsemi.com/](https://www.onsemi.com/pub/Collateral/MBD101-D.PDF) [pub/Collateral/MBD101-D.PDF.](https://www.onsemi.com/pub/Collateral/MBD101-D.PDF)

<span id="page-13-10"></span>42. "Analog Devices, AD844 Datasheet (Rev. G)," accessed April 2024, http://www.analog.com/media/en/technical-documentation/data[sheets/AD844.pdf](http://www.analog.com/media/en/technical-documentation/data-sheets/AD844.pdf).

<span id="page-13-15"></span>43. A. Fabre, O. Saaid, and H. Barthelemy, "On the Frequency Limitations of the Circuits Based on Second Generation Current Conveyors," *Analog Integrated Circuits and Signal Processing* 7, no. 2 (1995): 113–129.

44. E. Yuce and S. Minaei, "Universal Current-Mode Filters and Parasitic Impedance Effects on the Filter Performances," *International Journal of Circuit Theory and Applications* 36, no. 2 (2008): 161–171.

<span id="page-13-16"></span>45. E. Yuce and S. Minaei, "Passive Circuit Elements and Their Analysis," in *Passive and Active Circuits by Example* (Cham: Springer, 2024).

<span id="page-13-17"></span>46. E. Arslan, and A. Morgul, "Wideband Self-Biased CMOS CCII," in *2008 Ph.D. Research in Microelectronics and Electronics*, (2008), 217–220.

<span id="page-13-18"></span>47. Accessed February 2021, [http://bwrcs.eecs.berkeley.edu/Classes/](http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241_s02/Assignments/t18h_lo_epi-params-mod.txt) [icdesign/ee241\\_s02/Assignments/t18h\\_lo\\_epi-params-mod.txt.](http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241_s02/Assignments/t18h_lo_epi-params-mod.txt)

<span id="page-13-19"></span>48. G. Ferri and N. C. Guerrini, "Noise Determination in Differential Pair-Based Second Generation Current Conveyors," *Analog Integrated Circuits and Signal Processing* 41 (2004): 35–46.

<span id="page-13-20"></span>49. T. Yucehan, "Implementations, simulations, and experiments of the CCII-based analog circuits" (Ph.D. thesis, Pamukkale University, 2022).