

DVCC-based floating capacitance multiplier design

Halil ALPASLAN*

Department of Mechatronics Engineering, Faculty of Engineering, Pamukkale University, Denizli, Turkey

Received: 15.09.2015

Accepted/Published Online: 30.04.2016

Final Version: 10.04.2017

Abstract: In this paper, a floating capacitance multiplier including two multioutput differential voltage current conveyors, two grounded resistors, and a grounded capacitor is proposed. The proposed floating capacitance multiplier can realize high capacitor values with two small-valued resistors. It is more suitable for integrated circuit technology because it has only grounded passive components without needing any critical passive component matching conditions. Its performances are examined with several simulations using the SPICE program. As an application example, a third-order notch filter using three resistors and three capacitors is given.

Key words: Floating capacitance multiplier, differential voltage current conveyor, notch filter

1. Introduction

Large-valued capacitors that have good linearity and accuracy are used in many analog integrated circuits such as fully integrated phase-locked loops, sample-and-hold data systems, and radio frequency building blocks [1,2]. Metal-to-poly and metal-to-metal capacitors possess good linearity. However, they suffer from bigger fractional die areas for many standard silicon-based technologies [3,4]. Thus, active device-based capacitance multiplier design is used to obtain large-valued capacitors for standard silicon-based technology. There are a number of capacitance multiplier circuits implemented with some active devices such as operational amplifiers [5,6], second-generation current conveyors (CCII)s or current-controlled current conveyors (CCCII)s [7–17], operational transconductance amplifiers (OTAs) [18–20], current follower transconductance amplifiers (CFTAs) [21], tunable four terminal floating nullors (TFTFNs) [22], current-controlled differential difference current conveyors (CCDDCCs) [23], differential voltage current conveyors (DVCCs) [24–29], fully differential voltage and current gained second-generation current conveyors (FD VCG-CCII)s [30], differential voltage current conveyor transconductance amplifiers (DVCCTA) [31], voltage differencing current conveyors (VDCCs) [32], and current controlled current conveyor transconductance amplifier (CCCCTAs) [33]. Some previously published capacitance multipliers [5,10,13,17,24] need large-valued resistors for large-valued capacitors. The other capacitance multipliers [9,12,16,18–23,27,28] require large currents to obtain large capacitor values. However, the proposed floating capacitance multiplier can realize large capacitor values with two small-valued resistors. The dynamic range of OTAs using bias currents is limited and therefore OTA-based capacitance multipliers have dynamic range problems [9]. The CCII)s and DVCCs [34], which have larger linearity and dynamic range, are attractive devices for obtaining capacitance multipliers. However, the conventional CCII)s are not convenient active blocks for building differential inputs. DVCCs have differential signal operation capability due to differential

*Correspondence: halil.alpaslan@yahoo.com

inputs. Capacitance multiplier designs with DVCCs are also easy and versatile [26]. A floating capacitance multiplier designed with two MODVCCs, two grounded resistors, and a grounded capacitor is proposed in this study. The proposed floating capacitance multiplier can be constructed with one MODVCC, one plus-type CCCII (CCCII+) [35], one tunable resistor [36–38], and a grounded capacitor, while the multipliers given in [5,10,12,13,17,24,28,32] are designed with three or more passive components. The proposed floating capacitance multiplier does not require any critical passive component matching conditions. Some simulations with the SPICE program are performed to show the performance of the proposed capacitance multiplier.

2. The proposed floating capacitance multiplier

A DVCC can be easily realized by grounding the Y_3 terminal of the differential difference conveyor (DDCC) [39], which has the properties of both a differential difference amplifier (DDA) and a CCII. The nonideal representation block of a multiple-output DVCC (MODVCC) and its internal structure are given in Figures 1 and 2, respectively. In nonideal conditions, a MODVCC can be defined by the following matrix equation:




Figure 1. Nonideal MODVCC.

$$\begin{bmatrix} V_X \\ I_{Y1} \\ I_{Y2} \\ I_{Z+} \\ I_{Z1-} \\ I_{Z2-} \end{bmatrix} = \begin{bmatrix} 0 & \beta & -\rho & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ \alpha & 0 & 0 & 0 & 0 & 0 \\ -\gamma & 0 & 0 & 0 & 0 & 0 \\ -\eta & 0 & 0 & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} I_X \\ V_{Y1} \\ V_{Y2} \\ V_{Z+} \\ V_{Z1-} \\ V_{Z2-} \end{bmatrix} \tag{1}$$

By using a single pole model [40], frequency-dependent nonideal current gains α , γ , and η and nonideal voltage gains β and ρ given in Eq. (1) can be defined as follows:




Figure 2. Internal structure of the MODVCC obtained from the ones in [34] and [39].

$$\alpha(s) = \frac{\alpha_0}{1 + s/\omega_\alpha}, \quad \gamma(s) = \frac{\gamma_0}{1 + s/\omega_\gamma}, \quad \eta(s) = \frac{\eta_0}{1 + s/\omega_\eta} \quad (2a)$$

$$\beta(s) = \frac{\beta_0}{1 + s/\omega_\beta}, \quad \rho(s) = \frac{\rho_0}{1 + s/\omega_\rho} \quad (2b)$$

DC nonideal current gains are described as $\alpha_0 = 1 + \varepsilon_\alpha$, $\gamma_0 = 1 + \varepsilon_\gamma$, $\eta_0 = 1 + \varepsilon_\eta$ where current tracking errors are defined as $|\varepsilon_\alpha| \ll 1$, $|\varepsilon_\gamma| \ll 1$ and $|\varepsilon_\eta| \ll 1$. Similarly, DC nonideal voltage gains are described as $\beta_0 = 1 + \varepsilon_\beta$, $\rho_0 = 1 + \varepsilon_\rho$ where voltage tracking errors are defined as $|\varepsilon_\beta| \ll 1$ and $|\varepsilon_\rho| \ll 1$. In ideal conditions, the DC nonideal gains are equal to unity while their bandwidths ω_α , ω_γ , ω_η , ω_β , and ω_ρ are ideally equal to infinity.

The internal structure given in Figure 2 is obtained from the ones in [34] and [41]. The proposed floating capacitance multiplier is shown in Figure 3. The input terminals of the circuit in [24] are taken from the X and Z/Y terminals while input terminals of the proposed one are taken from only the Z/Y terminals.

If only the X terminal parasitic resistor R_{X_i} ($i = 1, 2$) of the i th DVCCs is taken, the matrix equation is obtained as follows:

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \frac{sC}{(sCR_{X1} + 1) - \frac{R_1}{R_2 + R_{X2}}} \begin{bmatrix} 1 & -1 \\ -1 & 1 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} \quad (3)$$

Similarly, if only Z and Y terminal parasitic impedances of the DVCCs are taken, the matrix equation is obtained as below:

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \frac{R_2(1 + s(C + C_{Z2+})R_{Z2+})(R_{Z12-} + R_1(1 + s(C_{Y21} + C_{Z12-})R_{Z12-}))}{R_{Z2+}(R_2R_{Z12-} + R_1(R_2 + (s(C_{Y21} + C_{Z12-})R_2 - 1)R_{Z12-}))} \begin{bmatrix} 1 & -1 \\ -1 & 1 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} \quad (4)$$

In Eq. (4), $C_{Z_{i+}}$ ($i = 1, 2$) and $R_{Z_{i+}}$ are the parasitic capacitor and parasitic resistor of the Z+ terminal of the i th DVCCs, respectively. $R_{Z_{ij-}}$ ($j = 1, 2$) and $C_{Z_{ij-}}$ are the parasitic resistor and parasitic capacitor of




Figure 3. The proposed floating capacitance multiplier circuit.

the j th Z- terminal of the i th DVCC. Furthermore, C_{Yij} is the parasitic capacitor of the j th Y terminal of the i th DVCC. If only nonideal gains are taken into account, the matrix equation is obtained as follows:

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \frac{sC}{1 - \frac{R_1\alpha_2\beta_2\eta_1}{R_2}} \begin{bmatrix} \beta_1\gamma_1 & -\rho_1\gamma_1 \\ -\beta_1\alpha_1 & \rho_1\alpha_1 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} \quad (5)$$

Here, the equivalent capacitor (C_{eq}) can be calculated as $C/(1 - R_1/R_2)$ in ideal conditions. It is seen from the matrix equation in Eq. (5) that there are not any extra undesired series or parallel impedances due to nonideal gains. The operation frequency of the proposed capacitance multiplier given in Figure 2 can be calculated as $f \leq (0.1/2\pi) \min \{ \omega_{\alpha_1}, \omega_{\alpha_2}, \omega_{\beta_1}, \omega_{\beta_2}, \omega_{\eta_1}, \omega_{\gamma_1}, \omega_{\rho_1} \}$ [40]. From Eqs. (3) and (4), the frequency limitations [24] can be written as $f \leq 0.1 / (2\pi CR_{X1})$, $f \leq 0.1 / (2\pi(C + C_{Z2+})R_{Z2+})$, $f \leq 0.1 / (2\pi(C_{Y21} + C_{Z12-})R_{Z12-})$, and $f \leq 0.1 / (2\pi(C_{Y21} + C_{Z12-})R_2)$. It is observed from the above that the proposed capacitance multiplier has restrictions at high frequencies. The proposed capacitance multiplier and some other capacitance multiplier circuits are compared in Table 1.

3. Third-order filter application of the proposed capacitance multiplier

A twin-T notch filter [42] can be used as a feedback element in amplifiers, oscillators, and some other general purposes. The passive twin-T notch filter given in Figure 4 is chosen as an application for the proposed floating capacitance multiplier.


The transfer function (TF) for the twin-T notch filter given in Figure 4 can be obtained as follows:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{a_3s^3 + a_2s^2 + a_1s + a_0}{b_3s^3 + b_2s^2 + b_1s + b_0} \quad (6)$$

Coefficients $a_3, a_2, a_1, a_0, b_3, b_2, b_1,$ and b_0 of TF in Eq. (6) are calculated as follows:

Table 1. Previously published capacitance multipliers and the proposed one.

References	Technology	Used capacitor	Supply voltage	Used active device	Active device number	Passive component number	Matching condition	Power consumption of capacitance multiplier
[5]	NA	Grounded	NA	Op-Amp	2	5	No	NA
[9]	NA	Grounded	± 2.5 V	CCCII+	4	1	No	NA
[10]	NA	Grounded	NA	CCII	4	3	No	NA
[12]	BJT	Grounded	± 2.5 V	CCCII	≥ 3	4	No	NA
[13]	BJT	Grounded	± 2.5 V	DO-CCII	2	3	No	NA
[16]	BJT	Grounded	± 2.5 V	CCCII	4	1	No	NA
[17]	MOS/ $0.35 \mu\text{m}$	Grounded	± 1.5 V	CCII	3	4	Yes	NA
[18]	BJT	Grounded	± 2.5 V	OTA	4	1	No	$565 \mu\text{W}$
[20]	MOS/Bi-MOS	Floating	NA	Op-Amp, OTA	5	1	No	NA
[21]	BJT	Grounded	± 1.5 V	CFTA	4	1	No	NA
[22]	BJT	Floating	± 10 V	TFTFN	2	1	No	NA
[23]	MOS/ $0.25 \mu\text{m}$	Grounded	± 1.25 V	CCDDCC	3	1	No	1.35 mW
[24]	MOS/ $0.35 \mu\text{m}$	Grounded	± 1.5 V	DVCC	2	3	No	NA
[27]	BJT	Grounded	± 2.5 V	CCCII, DVCC	3	1	No	7.32 mW
[28]	BJT	Grounded	± 1.5 V	CCCII, DVCC	4	3	No	NA
[30]	MOS/ $0.35 \mu\text{m}$	Floating	± 2 V	CCCCTA	1	1	No	$\leq 3 \text{ mW}$
[31]	MOS/ $0.5 \mu\text{m}$	Grounded	± 2 V	DVCCTA	1	2	No	3 mW
[32]	MOS/ 90 nm	Grounded	± 0.45 V	VDCC	2	3	No	NA
Proposed Circuit	MOS/ $0.13 \mu\text{m}$	Grounded	± 0.75 V	DVCC	2	3	No	1.29 mW

**Figure 4.** Passive RC twin-T notch filter.

$$\begin{aligned}
a_3 = b_3 = 1, \quad a_2 &= \frac{1}{C_1} \left(\frac{1}{R_3} + \frac{1}{R_4} \right) \\
a_1 &= \frac{1}{C_1 R_3 R_4} \left(\frac{1}{C_2} + \frac{1}{C_3} \right), \quad a_0 = b_0 = \frac{1}{C_1 C_2 C_3 R_3 R_4 R_5} \\
b_2 &= \frac{1}{C_1} \left(\frac{1}{R_3} + \frac{1}{R_4} \right) + \frac{1}{C_2} \left(\frac{1}{R_4} + \frac{1}{R_5} \right) + \frac{1}{C_3 R_4} \\
b_1 &= \frac{1}{C_1 C_2} \left(\frac{1}{R_3 R_5} + \frac{1}{R_4 R_5} + \frac{1}{R_3 R_4} \right) + \frac{1}{C_3 R_4} \left(\frac{1}{C_1 R_3} + \frac{1}{C_2 R_5} \right)
\end{aligned} \tag{7}$$

If the passive components are chosen as $C_1 = 2C$, $C_2 = C_3 = C$, $R_3 = R_4 = R$, and $R_5 = R/2$, the TF and the center rejection frequency (f_0) of the twin-T notch filter are respectively obtained as:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{s^3 + s^2 \frac{1}{CR} + s \frac{1}{(CR)^2} + \frac{1}{(CR)^3}}{s^3 + s^2 \frac{5}{CR} + s \frac{5}{(CR)^2} + \frac{1}{(CR)^3}} \tag{8}$$

$$f_0 = \frac{1}{2\pi RC} \tag{9}$$

The proposed capacitance multiplier can be constructed by commercially available active devices as declared in [43].

4. Simulation results and discussions

In order to examine the performances of the proposed capacitance multiplier, some simulations by the SPICE program are achieved where 0.13 μm IBM CMOS technology parameters are used. Transistor sizes of the internal structure in Figure 2 are given in Table 2. The symmetrical DC power supply voltages and the bias voltage are chosen as ± 0.75 V and 0.37 V, respectively. In simulations, parasitic resistor and capacitor values of the DVCC are found as $R_X = 190 \Omega$, $C_{Y1} = C_{Y2} = 15.9$ fF, $R_{Z+} = 1.69$ M Ω , $C_{Z+} = 31.8$ fF, $R_{Z1-} = R_{Z2-} = 1.68$ M Ω , and $C_{Z1-} = C_{Z2-} = 25.9$ fF.

Table 2. Transistor sizes for the internal structure given in Figure 2.

PMOS transistors	W (μm)	L (μm)
M ₁	3.38	0.39
M ₂ , M ₃ , M ₅ , M ₆ M ₁₉ , M ₂₀ , M ₂₅ , M ₂₆	78	0.39
M ₄ , M ₇ –M ₁₈ , M ₂₁ –M ₂₄ , M ₂₇	39	0.39
NMOS transistors	W (μm)	L (μm)
M ₂₈ –M ₃₂ , M ₃₆ –M ₅₀	5.07	0.39
M ₃₃ –M ₃₅	10.14	0.39

For the proposed floating capacitance multiplier given in Figure 3, simulations are performed by grounding the second terminal. The selected passive component values and the evaluated capacitance values are given in Table 3.

The capacitance value change with small-valued resistors of the proposed capacitance multiplier is shown in Figure 5. It is seen from Figure 5 that the operating frequency range of the proposed capacitance multiplier decreases for large multiplication factors. The proposed capacitance multiplier can increase the capacitance value up to 40 times. An electronically tunable grounded resistor [38] and a CCCII+ [44] are replaced instead

Table 3. Selected passive component values and corresponding capacitance values.

C	R_1	R_2	Capacitance values
50 pF	0.5 k Ω	1 k Ω	100 pF
	1.2 k Ω	1.6 k Ω	200 pF
	1.4 k Ω	1.6 k Ω	400 pF
	1.5 k Ω	1.6 k Ω	800 pF
	1.9 k Ω	2 k Ω	1 nF
	2.3 k Ω	2.4 k Ω	1.2 nF
	3.9 k Ω	4 k Ω	2 nF

of R_1 and the second MODVCC, respectively. Also, R_1 and R_2 are removed. Transistor sizes for the CMOS implementation of the CCCII+ [44] are given in Table 4. Transistor sizes for the electronically tunable grounded resistor are chosen as follows: $(W/L)_1 = (W/L)_2 = 1.3 \mu\text{m}/1.3 \mu\text{m}$. Simulation results for the constructed capacitance multiplier with one MODVCC, one CCCII, one tunable resistor, and a grounded capacitor are given in Figure 6. On the other hand, the symmetrical DC power supply voltages for the CCCII+ and tunable resistor are chosen as $\pm 0.75 \text{ V}$. Control currents of the CCCII+ are varied between $0.8 \mu\text{A}$ and $12 \mu\text{A}$.




Figure 5. Phases and magnitudes of the impedances of the proposed capacitance multiplier established with MODVCC.

Table 4. Transistor sizes for internal structure of the CCCII+ [44].

PMOS transistors	W (μm)	L (μm)
M_3, M_4	3.9	0.39
M_5, M_6, M_{11}, M_{12}	1.3	0.39
NMOS transistors	W (μm)	L (μm)
M_1, M_2	1.65	0.39
M_7-M_{10}, M_{13}	0.78	0.39




Figure 6. Phases and magnitudes of the impedances of the proposed capacitance multiplier established with MODVCC and CCCII [44].

In order to demonstrate the performance of the proposed floating capacitance multiplier, the proposed capacitance multiplier is replaced instead of each of the passive capacitors in the twin-T notch filter given in Figure 4. Passive component values for the passive and active twin-T notch filters are given in Table 5. The simulation results prove that the proposed capacitance multiplier shows good performance.

Table 5. The passive component values.

Passive twin-T notch		Active twin-T notch with the proposed capacitance multiplier		
R_3	8.2 k Ω	R_3	8.2 k Ω	Increment
R_4	8.2 k Ω	R_4	8.2 k Ω	
R_5	4.1 k Ω	R_5	4.1 k Ω	
C_1	1 nF	C_1 ($R_1 = 1.8$ k Ω and $R_2 = 2$ k Ω)	100 pF	10 times
C_2	500 pF	C_2 ($R_1 = 1.4$ k Ω and $R_2 = 1.6$ k Ω)	62.5 pF	8 times
C_3	500 pF	C_3 ($R_1 = 1.2$ k Ω and $R_2 = 1.5$ k Ω)	100 pF	5 times

The phase and gain simulation results for the twin-T notch filter given in Figure 4 are shown in Figure 7. The center rejection frequency is calculated as 38.8 kHz. The calculated value and obtained value from Figure 7 for f_0 are close to each other.




Figure 7. Phase and gain change of the filter in Figure 4 via frequency.

Circuit noise is undesirable for analog and digital systems. It is a cause of the deterioration of system accuracy [45]. Noise simulation results are given in Figure 8 for the twin-T notch filter.




Figure 8. Input equivalent noise and the output noise change of the filter in Figure 4 via frequency.

A sinusoidal signal with 50 mV peak is applied to the twin-T notch filter at 8.8 kHz and 165 kHz frequencies separately. The obtained output signals corresponding to the input signal at 8.8 kHz and 165 kHz are given in Figure 9. Total harmonic distortion (THD) results are given in Figure 10.




Figure 9. Output signals corresponding to input signals of the filter in Figure 4 at different frequencies.




Figure 10. THD changes via sinusoidal peak input signals of the filter in Figure 4 at different frequencies.

THD for the twin-T notch filter is under 4% for the sinusoidal input signals between 5 mV and 92 mV peak at 165 kHz and for the sinusoidal input signals between 5 mV and 104 mV peak at 8.8 kHz. The total power dissipations are 1.29 mW and 3.91 mW for the proposed capacitance multiplier and the twin-T notch filter, respectively. The power dissipation of the twin-T notch filter application is a low value when compared to the filter applications given in [16,24,27,28]. The theoretical and simulation results are close to each other but the small difference between them can be attributed to nonidealities of the MODVCC.

5. Conclusion

A floating capacitance multiplier employing two MODVCCs, two grounded resistors, and a grounded capacitor is proposed. The proposed floating capacitance multiplier can realize large capacitor values with two small-valued resistors. It does not need any passive component matching conditions or cancellation constraints. Electronic controllability of the proposed floating capacitance multiplier can be achieved. The simulation results obtained with the SPICE program support the theory. The proposed floating capacitance multiplier configuration in this paper will be beneficial in a number of areas including communications and signal processing.

References

- [1] Pennisi S. CMOS multiplier for grounded capacitors. *Electron Lett* 2002; 38: 765-766.
- [2] Choi J, Park J, Kim W, Lim K, Laskar J. High multiplication factor capacitor multiplier for an on-chip PLL loop filter. *Electron Lett* 2009; 45: 239-240.
- [3] Aparicio R, Hajimiri A. Capacity limits and matching properties of integrated capacitors. *IEEE J Solid-St Circ* 2002; 37: 384-393.
- [4] Hwang LC. Area-efficient and self-biased capacitor multiplier for on-chip loop filter. *Electron Lett* 2006; 42: 1392-1393.
- [5] Marcellis A, Ferri G, Stornelli V. NIC-based capacitance multipliers for low-frequency integrated active filter applications. In: *Research in Microelectronics and Electronics Conference*; 2-5 July 2007; Bordeaux, France. New York, NY, USA: IEEE. pp. 225-228.
- [6] Tang Y, Ismail M, Bibyk S. Adaptive miller capacitor multiplier for compact on-chip PLL filter. *Electron Lett* 2003; 39: 43-45.
- [7] Premont C, Grisel R, Abouchi N, Chante J P. A current conveyor based capacitive multiplier. In: *Proceedings of the 40th Midwest Symposium on Circuits and Systems*; 3-6 August 1997; Sacramento, CA, USA. New York, NY, USA: IEEE. pp. 146-147.
- [8] Di Cataldo G, Ferri G, Pennisi S. Active capacitance multipliers using current conveyors. In: *Proceedings of the IEEE International Symposium on Circuits and Systems*; 31 May-3 June 1998; Monterey, CA, USA. New York, NY, USA: IEEE. pp. 343-346.
- [9] Abuelma'atti MT, Tasadduq NA. Electronically tunable capacitance multiplier and frequency-dependent negative-resistance simulator using the current-controlled current conveyor. *Microelectron J* 1999; 30: 869-873.
- [10] Pal K. New inductance and capacitor floatation schemes using current conveyors. *Electron Lett* 1981; 17: 807-808.
- [11] Saad RA, Soliman AM. On the systematic synthesis of CCII-based floating simulators. *Int J Circ Theor App* 2010; 38: 935-967.
- [12] Yuce E. On the realization of the floating simulators using only grounded passive components. *Analog Integr Circ S* 2006; 49: 161-166.
- [13] Minaei S, Yuce E, Cicekoglu O. A versatile active circuit for realizing floating inductance, capacitance, FDNR and admittance converter. *Analog Integr Circ S* 2006; 47: 199-202.
- [14] Khan AA, Bimal S, Dey KK, Roy SS. Current conveyor based R- and C- multiplier circuits. *Int J Electron Commun* 2002; 56: 312-316.
- [15] Higashimura M, Fukui Y. Novel method for realising lossless floating immittance using current conveyors. *Electron Lett* 1987; 23: 498-499.
- [16] Yuce E, Minaei S, Cicekoglu O. Resistorless floating immittance function simulators employing current controlled conveyors and grounded capacitor. *Electr Eng* 2006; 88: 519-525.
- [17] Yuce E. Floating inductance, FDNR and capacitance simulation circuit employing only grounded passive elements. *Int J Electron* 2006; 93: 679-688.
- [18] Jaikla W, Siripruchyanan M. An electronically controllable capacitance multiplier with temperature compensation. In: *International Symposium on Communications and Information Technology*; 18 October-20 September 2006; Bangkok, Thailand. New York, NY, USA: IEEE. pp. 356-359.
- [19] Khan IA, Ahmed MT. OTA-based integrable voltage/current-controlled ideal C-multiplier. *Electron Lett* 1986; 22: 365-366.
- [20] Ahmed MT, Khan IA, Minhaj N. Novel electronically tunable C-multipliers. *Electron Lett* 1995; 31: 9-11.
- [21] Li YA. A series of new circuits based on CFTAs. *Int J Electron Commun* 2012; 66: 587-592.

- [22] Jaikla W, Lahiri A, Siripruchyanun M. Capacitance multipliers using tunable four terminal floating nullors. In: International Conference on Electrical Engineering/Electronics Computer Telecommunications and Information Technology; 19–21 May 2010; Chiang Mai, Thailand. New York, NY, USA: IEEE. pp. 42-45.
- [23] Prommee P, Somdunyanok M. CMOS-based current-controlled DDCC and its applications to capacitance multiplier and universal filter. *Int J Electron Commun* 2011; 65: 1-8.
- [24] Yuce E. A novel floating simulation topology composed of only grounded passive components. *Int J Electron* 2010; 97: 249-262.
- [25] Maheshwari S. Analogue signal processing applications using a new circuit topology. *IET Circ Device Syst* 2009; 3: 106-115.
- [26] Afzal N, Khan IA. Digitally programmable floating impedance multiplier using DVCC. *Int J Electron Commun Comput Technol* 2013; 3: 358-361.
- [27] Siripruchyanan M, Jaikla W. Floating capacitance multiplier using DVCC and CCIIs. In: International Symposium on Communications Information Technologies; 17–19 October 2007; Sydney, Australia. New York, NY, USA: IEEE. pp. 218-221.
- [28] Siripruchyanun M, Phattanasak M, Jaikla W. Temperature-insensitive, current conveyor-based floating simulator topology. In: International Symposium on Integrated Circuits; 26–28 September 2007; Singapore. New York, NY, USA: IEEE. pp. 65-68.
- [29] Jiang J, Zhou X, Xu W. Nth-order current transfer function synthesis using DVCCs: signal-flow graph approach. *Int J Electron* 2013; 100: 482-496.
- [30] De Marcellis A, Ferri G, Guerrini N C, Scotti G, Stornelli V, Trifiletti A. A novel low-voltage low-power fully differential voltage and current gained CCII for floating impedance simulations. *Microelectr J* 2009; 40: 20-25.
- [31] Tangsrirat W. Floating simulator with a single DVCCTA. *Indian J Eng Mater S* 2013; 20: 79-86.
- [32] Kartci A, Ayten UE, Herencsar N, Sotner R, Jerabek J, Vrba K. Application possibilities of VDCC in general floating element simulator circuit. In: European Conference on Circuit Theory and Design; 24–26 August 2015; Trondheim, Norway. pp. 1-4.
- [33] Silapan P, Tanaphatsiri C, Siripruchyanun M. Current controlled CCTA based-novel grounded capacitance multiplier with temperature compensation. In: Asia Pacific Conference on Circuits and Systems; 30 November–3 December 2008; Macao. New York, NY, USA: IEEE. pp. 1490-1493.
- [34] Elwan HO, Soliman AM. Novel CMOS differential voltage current conveyor and its applications. *IEE P-Circ Dev Syst* 1997; 144: 195-200.
- [35] Fabre A, Saaid O, Wiest F, Boucheron C. High frequency applications based on a new current controlled conveyor. *IEEE T Circuits-I* 1996; 43: 82-91.
- [36] Maundy B, Gift S, Aronhime P. Practical voltage/current-controlled grounded resistor with dynamic range extension. *IET Circ Device Syst* 2008; 2: 201-206.
- [37] Yuce E, Minaei S, Alpaslan H. Single voltage controlled CMOS grounded resistors and their application to video filter. *Indian J Eng Mater S* 2014; 21: 501-509.
- [38] Wang Z. 2-MOSFET transresistor with extremely low distortion for output reaching supply voltages. *Electron Lett* 1990; 26: 951-952.
- [39] Chiu W, Liu SI, Tsao HW, Chen JJ. CMOS differential difference current conveyors and their applications. *IEE P-Circ Dev Syst* 1996; 143: 91-96.
- [40] Yuce E, Minaei S, Cicekoglul O. Limitations of the simulated inductors based on a single current conveyor. *IEEE T Circuits-I* 2006; 53: 2860-2867.
- [41] Arslan E, Morgul A. Wideband self-biased CMOS CCII. In: Research in Microelectronics and Electronics; 22 June–25 April 2008; İstanbul, Turkey. New York, NY, USA: IEEE. pp. 217-220.

- [42] Moschytz GS. Two-step precision tuning of twin-T notch filter. *Proc IEEE* 1966; 54: 811-812.
- [43] Yuce E, Minaei S. Realisation of various active devices using commercially available AD844s and external resistors. *Electron World* 2007; 113: 46-49.
- [44] Abbas Z, Scotti G, Olivieri M. Current controlled current conveyor (CCCII) and application using 65nm CMOS technology. *Int J Electr Comput Energetic Electron Commun Engineering* 2011; 5: 865-869.
- [45] Georgakopoulos D, Yang WQ. Circuit noise reduction by analogue lowpass filtering and data averaging. *Electron Lett* 2001; 37: 1147-1148.